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Abstract:
Silicon detectors based on the HV-CMOS technology are being investigated as possible
candidate for the outer layers of the ATLAS pixel detector for the High Luminosity LHC.
In this framework the H35Demo ASIC has been produced in the 350 nm AMS technology
(H35). The H35Demo chip has a large area (18.49× 24.40 mm2) and includes four different
pixel matrices and three test structures. In this paper the radiation hardness properties,
in particular the evolution of the depletion region with fluence is studied using edge-TCT
on test structures. Measurements on the test structures from chips with different substrate
resistivity are shown for non irradiated and irradiated devices up to a cumulative fluence
of 2 · 1015 1 MeV neq/cm2.
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1 Introduction
The High Luminosity Large Hadron Collider (HL-LHC) [1] is currently planned to start
operating in 2026. The project foresees an improvement of the luminosity capability up to
7.5 ·1034 cm−2s−1 corresponding to an average of 200 proton-proton interactions per bunch
crossing.
The ATLAS detector will need to be upgraded to cope with the luminosity of the HL-
LHC. The new detector will need to sustain a higher trigger rate with a higher level of pile-
up and the innermost layer of the pixel detector will have to maintain good performances
up to fluences of the order of 1016 1 MeV neq/cm2. In order to meet these requirements
the current ATLAS Inner Detector will be replaced by a full silicon detector named Inner
Tracker (ITk).
The current design foresees nine silicon layers, with the inner five made of pixel detectors
and the outer ones of strip detectors. The total surface of the pixel detector is estimated
to be of the order of 10 m2, being the largest pixel detector ever built. The ITk innermost
layers will consist of hybrid detectors, with silicon sensors bump-bonded to front-end chips.
This is currently the most radiation hard solution but, mostly due to bump-bonding, its
production cost is high. Thus a more cost effective solution is being investigated for the
outer layers where the level of radiation is about an order of magnitude lower and the
requirements can be relaxed.
High voltage CMOS (HV-CMOS) is a reliable technology commonly used in the indus-
tries but still new in the field of particle detectors which is a candidate for the outermost
layer of the pixel detector. Such as standard CMOS and monolithic active pixel sensors
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(MAPS) it offers the opportunity to produce thin sensors with in-pixel analog and digi-
tal electronics. In addition it allows to apply bias voltages of the order of 100 V. The
higher bias gives a larger depleted volume and makes the charge collection faster since its
main contribution comes from the drift of the charge carriers and not from their diffusion.
HV-CMOS technologies can be used to produce fully monolithic sensors, where no addi-
tional front-end chip is required, or capacitively coupled devices where the chip sensor is
connected to a read-out chip with non conducting glue. The opportunity of using a com-
mercial technology and avoiding bump-bonding makes HV-CMOS devices a cost effective
alternative to the standard hybrid detectors. During the last years HV-CMOS devices from
different foundries, with different technologies and on different substrate resistivities have
been investigated [2–5]. The results show an initial increase of the depletion depth after ir-
radiation described by an effective reduction of the acceptor concentration in the substrate.
This phenomenon, known as acceptor removal, was found to depend on the initial acceptor
concentration and thus on the substrate resistivity.
In this paper the evolution of the depletion depth with irradiation on sensors produced
in the AMS H35 technology [6] with silicon wafers of different resistivities is presented.
All the sensors included in this study present the same test structure allowing a direct
comparison of the results. An irradiation campaign up to 2 · 1015 1 MeV neq/cm2 has been
carried out to investigate radiation damages equivalent to the ones expected after 10 years
of operation at the HL-LHC in the outer pixel layer.
In section 2 a description of the chip and its test structure is given. Section 3 describes
the experimental set-up and the measurements before and after the samples irradiation are
discussed in sections 4 and 5 respectively. Conclusions are presented in section 6.
2 The H35Demo chip
The H35Demo ASIC [7] is a demonstrator chip produced in the 350 nm AMS technology
by the collaboration of the Karlsruhe Institute of Technology (KIT), the Institut de Física
d’Altes Energies of Barcelona (IFAE), the University of Geneva and the University of Liv-
erpool. It is a large area chip, 18.49 × 24.40 mm2, developed to investigate the possibility
to install this technology in the ATLAS ITk. The usual substrate wafer resistivity for high
energy physics application is of the order of the kΩcm while the standard value for the
AMS H35 is 20 Ωcm. Nevertheless the H35Demo chip has been produced in addition also
on wafers of non standard resistivities: 80 Ωcm, 200 Ωcm and 1 kΩcm.
2.1 Pixel Matrices
The H35Demo chip contains four pixel matrices: a standalone nMOS matrix, two analog
matrices and a standalone CMOS matrix. The pixel size is 50×250µm2 in all the matrices
while the number of pixels is 16 rows× 300 columns in the nMOS and CMOS matrices and
23 rows × 300 columns in the analog matrices. The sensors are implemented through the
p-n junctions made by the deep N wells in the p-doped substrate.
Different pixel flavours are included in the matrices, each one with different charac-
teristics in terms of in-pixel electronics: in the standalone nMOS matrix half of the pixels
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have time-walk compensation, the analog matrices have five total pixel flavours for differ-
ent amplification gains and speeds, the CMOS matrix contains only one pixel flavour, see
figure 1.
Each pixel of the matrices has an output attached to a pad for interconnection to a
FE-I4 chip [8]. Both analog and standalone matrices can be read out through the FE-I4
chip allowing to test the performance of the standalone matrices in the monolithic and
capacitively coupled configurations.
Standalone nMOS Matrix
Analog Matrix
Analog Matrix
Standalone CMOS Matrix
Flavour 1 Flavour 2
Flavour 4Flavour 3
Flavour 6Flavour 5 Flavour 7
Flavour 8
18.49 mm
24
.40
mm
Test Structures
Figure 1. Layout of the H35Demo chip showing the four pixel matrices with their flavours and the
position of the test structures.
2.2 H35Demo test structure
In addition to these four matrices the chip also contains three test structures. Two 3 × 3
matrices that differ in the pixel size and in the presence of in-pixel amplification, and a test
structure for capacitance measurement.
The subject of this study is a test structure made of a 3 × 3 pixel matrix. Each pixel
of 50 × 250µm2 contains three deep N wells: a central N well of 50 × 110µm2 containing
a deep P well, and two external wells of 50 × 70µm2, see figure 2. The pixels of this test
structure are identical to those of the matrices except that the in-pixel electronics are not
present. The signal of the central pixel (marked in red in figure 2) and of the surrounding
eight pixels, shorted together, can be read out separately.
The devices tested for this study are three samples from 700µm thick wafers of different
nominal resistivities: 80 Ωcm (Sensor 1), 200 Ωcm (Sensor 2) and 1 kΩcm (Sensor 3). The
test structures are biased through a bias grid on the top surface running along the pixel
perimeter, see figure 2. For all the plots shown in this paper the coordinate reference system
shown in figure 2 is used.
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Figure 2. H35Demo test structure layout with the central pixel marked in red (top) and cross
section of a pixel (bottom). DN(P) and SN(P) denote the deep and shallow N(P) wells.
3 TCT Set-up
The purpose of the measurements carried out is to measure the charge collected at different
distances from the implant surface. To perform these measurements a scanning Transient-
Current-Technique (TCT) set-up from Particulars has been used [9]. The set-up consists
of a 1064 nm infra-red (IR) pulsed laser that illuminates the detector under test (DUT)
which is mounted on a movable stage. The IR light penetrates the silicon and generates
electron-hole pairs along its trajectory. Since the attenuation length in silicon of IR light is
larger than the pixel size, the generation of electron-hole pairs can be considered uniform
along the pixel. The laser intensity has to be low enough to avoid plasma effects that can
modify the electric field in the bulk. The laser spot at its focus has a σ ∼ 8µm. The optical
system can be moved along the laser beam axis to focus the laser on the DUT.
The charge generated by the laser moves under the effect of the electric fields and in-
duces a current pulse (waveform) that is acquired. The purpose of the TCT is to measure
the current waveform induced by the charge carriers generated by a light pulse. The du-
ration and repetition rate of the laser pulse are adjustable and their values have been set
respectively to 500 ps and 1 kHz. The usual step size of the movable stages is 1µm.
The current waveform is amplified with a 53 dB broadband amplifier and read out
through a DRS4 evaluation board with 700 MHz of bandwidth and 5 GSPS of sampling
rate. The DRS4 has four input channels, two of them are used to read out the waveforms
from the central and the outer pixels of the test structure, another reads out the signal
form the laser driver used to trigger the data acquisition and the fourth channel acquires
the signal from the beam monitoring system. This last signal is generated splitting the
laser pulse to illuminate a monitoring diode in addition to the DUT. It is important to
monitor the laser intensity that, during long scans, can vary significantly due to changes in
environmental conditions such as the room temperature.
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3.1 Edge TCT
In order to study the evolution of the depletion depth the sensors are mounted on a special
holder that allows to point the laser on the sensor edge rather than its top surface, in
a configuration called edge-TCT [10]. The edge surface is polished to avoid undesired
scattering of the laser light entering into the sensor substrate. The edge is first smoothed
with the use of a polishing sheet with diamond grains of 3µm and then with a diamond
paste of 1− 10µm grain size.
4 Depletion depth measurement
A MIP crossing a silicon sensor perpendicular to the surface induces a signal whose ampli-
tude is proportional to the depth of the depleted volume. For this reason it is important
to know the evolution of the depletion depth with voltage and irradiation. To measure
the voltage dependence of the depletion depth a scan along the thickness of each sensor is
performed at increasing values of the bias voltage from 0 V to the maximum applicable one
in steps of 10 V. The typical breakdown voltage of the H35Demo chip is between 100 V and
200 V before irradiation.
At each scanning point 100 waveforms are sampled and averaged to reduce fluctuations
due to random noise. The charge is taken as the integral of the waveform in a time window
of 8 ns. Examples of waveforms are shown in figure 3.
t [ns]
0 5 10 15 20
I[
au
]
0
50
100
150
200
mµZ = 0 mµZ = 10
mµZ = 20 mµZ = 30
mµZ = 40 mµZ = 50
mµZ = 60 mµZ = 70
mµZ = 80 mµZ = 90
mµZ = 100 mµZ = 110
mµZ = 120 mµZ = 130
mµZ = 140
cm) - Central pixel - V = -140VΩSensor 2 (200
Figure 3. Current waveforms corresponding to different illumination depths on sample 2 at 140 V
bias voltage. The green shadow indicates the integration range to compute the charge.
By scanning each sensor through its thickness it is possible to obtain the charge col-
lection profiles, shown in figure 4. The plots show how by increasing the bias voltage the
charge is collected to larger depth in the sensors as expected.
The charge collection profiles of sensors 1 and 2, for high enough bias voltage, show
a plateau from the sensor surface to the end of the depletion depth pointing out a good
charge collection uniformity along the whole space charge region. The left and right edges
are smeared out mainly due to the finite laser width. The profile of sensor 3 shows instead
that the charge collected by the central pixel increases with the depth until the end of
the depleted volume is reached. A possible source of this effect can be the front biasing,
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Figure 4. Charge collection profiles for the central pixel of the three sensors under study. The
vertical lines indicate the position of the sensors top surface, the sensors extend to the left of these
lines. The full width at half maximum for the largest applied bias on each sensor is shown. Note
the different scales on the x axis.
comparison with simulations and with back side biased sensors are needed for a better
understanding. However this phenomenon still allows to perform the depletion depth mea-
surement that is taken as the full width at half maximum (FWHM) of the charge collection
profiles. For sensor 3 the maximum on the sensor surface side is taken as reference for the
FWHM computation. The depletion depth measured on the three DUTs for different bias
voltage are shown in figure 5.
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Figure 5. Depletion depth against bias voltage for the three samples with different bulk resistivities.
The charge collection maps for sensors 1 and 3 are shown in figure 6 pointing out the
uniformity of charge collection along the x coordinate. There is no significant gap between
the N wells within the pixel or between the pixels. It is also visible that the increase of
collected charge with depth in sensor 3 is uniform along x and corresponds to a reduction
of the charge collected by its neighbours on the laser trajectory meaning that the charge
carriers are collected by the central pixel although they where generated underneath its
neighbours.
The relation between the depth of the depleted volume and the bias voltage applied to
a diode is given by the equation:
d = d0 +
√
2εε0µρV (4.1)
where d0 is the effective depletion depth at V = 0 V, εε0 is the silicon permittivity, µ the
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Figure 6. Charge collection maps for Sensor 1 (top) and Sensor 3 (bottom) respectively at a bias
voltage of 150 V and 100 V. From left to right, the charge collected by the central pixel, the external
pixels and the sum of central and external pixels.
electron mobility in silicon and ρ the substrate resistivity. The parameter d0 takes into
account the built-in voltage and the finite laser size both giving a positive contribution.
Equation 4.1 assumes that the bias voltage is applied from the back while in the case of
the sensors used for this study the bias is applied from the top. Despite the approximation
given by this model, the measured resistivity obtained by fitting the depletion depth against
the bias voltage agrees with its nominal value for samples 1 and 2 where the fits return a
value of 50± 11 Ωcm and 230± 49 Ωcm respectively. The measured resistivity of sample 3
is 4500± 300 Ωcm, significantly larger than the nominal value of 1 kΩcm.
The fits in figure 5 shows a negative value of d0 for sensors 2 and 3 as if a turn-on
threshold voltage has to be reached to make the sample able to collect charge. This effect is
still under investigation, a better resolution is needed to study the charge collection profile
at low voltages.
5 Irradiation campaign
An irradiation campaign has been carried out at the TRIGA reactor of the Jožef Stefan
Institute in Ljubljana [11]. The sensors studied before irradiation have been irradiated
up to a fluence Φ of 2 · 1015 1 MeV neq/cm2 with the following intermediate steps: 2 ·
1014 1 MeV neq/cm
2, 5 ·1014 1 MeV neq/cm2 and 1015 1 MeV neq/cm2. After each irradiation
the depletion depth as a function of the bias voltage has been measured with edge-TCT,
the results are shown in figure 7.
In sensors 1 and 2 the depth of the depleted volume initially increases with irradiation
reaching a maximum after a cumulated fluence of 1015 1 MeV neq/cm2 and decreases after
exposition to a total fluence of 2 · 1015 1 MeV neq/cm2 remaining still larger than the deple-
tion depth before irradiation. On the contrary sensor 3 show a reduction of the depletion
depth since the first step of irradiation at 2 · 1014 1 MeV neq/cm2. A depletion depth larger
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Figure 7. Depletion depth against bias voltage for the three samples for different fluence steps up
to 2 · 1015 1 MeV neq/cm2. The arrows point the consecutive fluence steps.
than 30µm can be achieved at any of the tested fluences on all the tested devices. After
irradiation to 2 · 1015 1 MeV neq/cm2 a depletion depth larger than 50µm can be reached.
The effect radiation has on the depletion depth can be explained as a radiation induced
change in the effective substrate resistivity. Writing the resistivity in terms of the effective
doping concentration Neff , using the relation ρ = 1/µeNeff where e is the elementary
electric charge, equation 4.1 becomes:
d = d0 +
√
2εε0
eNeff
V . (5.1)
The evolution of Neff with fluence Φeq is described by
Neff = Neff0 −Nc · (1− exp(−c · Φeq)) + gc · Φeq (5.2)
where the Neff0 is the initial doping concentration, Nc and c describes the size and the
speed of the acceptor removal effect and the gc describes the radiation induced acceptor
introduction [12].
Equation 5.1 can be used to obtain the value of Neff for each sensor and fluence by
fitting the plots in figure 7 and equation 5.2 can subsequently be used to fit Neff against
the fluence, see figure 8 and table 1.
Due to the low value of Neff0 in sensor 3 the contribution of the acceptor removal term
is negligible for the fluence range studied while for sensors 1 and 2 it dominates until a
fluence of about 1 · 1015 1 MeV neq/cm2.
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Figure 8. Measured effective dopant concentration on the samples under study at each of the
tested fluences. The points at 10 · 1014 1 MeV neq/cm2 of sensors 1 and 3 have been slightly shifted
horizontally for better visibility.
Sensor 1 Sensor 2 Sensor 3
Nc [10
−14 cm−3] 1.8± 0.4 0.7± 0.5 –
c [1014 cm2] 0.5± 0.2 0.3± 0.3 –
gc [cm
−1] 0.02± 0.01 0.07± 0.04 0.03± 0.02
Table 1. Fitted values of equation 5.2 parameters.
The parameters of function 5.2 shown in table 1 match with previous results [3, 4]
obtained for devices of 10 Ωcm, 20 Ωcm and 100 Ωcm. Measurements on back biased thin
devices could reduce the uncertainties on the values of table 1 since all the assumptions of
the model described by equation 4.1 would apply.
6 Conclusions
The depletion depth of the H35Demo chip was studied before and after irradiation up to a
fluence of 2 · 1015 1 MeV neq/cm2 on test structures on chips from different substrate resis-
tivities: 80 Ωcm, 200 Ωcm and 1 kΩcm. Before irradiation the measured resistivities match
with the nominal ones for the sensors of lower resistivity while the measured resistivity of the
1 kΩcm sample resulted to be about four times larger. The measurements carried out during
the irradiation campaign show that the space charge region of sensors with substrate resis-
tivity of 80 and 200 Ωcm increases with irradiation up to a fluence of 1 ·1015 1 MeV neq/cm2
and decreases for higher fluences. Up to a fluence of 2 · 1015 1 MeV neq/cm2 the depletion
depth is always larger than the one obtained before irradiation. The sensor with a substrate
resistivity of 1 kΩcm instead shows a notable reduction of the space charge region since the
first irradiation step at 2 · 1014 1 MeV neq/cm2. Nevertheless it is possible to achieve a de-
pletion depth bigger than 30µm on all the tested devices at any of the tested fluences. This
result does not point out any preferred or rejected resistivity value. Work is on-going to
readout the pixel matrices in order to test the H35Demo chip performance in beam tests.
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Although the outer layers of the ATLAS pixel tracker will not exceed a fluence of
2 · 1015 1 MeV neq/cm2 it is interesting to probe the limits of this technology. Therefore
the irradiation campaign will continue to reach a cumulated fluence of 1016 1 MeV neq/cm2,
about the one expected in the innermost layers of the tracker during a 10 years lifetime.
Acknowledgement
This work was partially funded by: the MINECO, Spanish Government, under grants
FPA2013-48308-C2-1-P, FPA2015-69260-C3-2-R, FPA2015-69260-C3-3-R and SEV-2012-
0234 (Severo Ochoa excellence programme) and under the Juan de la Cierva programme; the
Catalan Government (AGAUR): Grups de Recerca Consolidats (SGR 2014 1177); and the
European Union’s Horizon 2020 Research and Innovation programme under Grant Agree-
ment no. 654168.
References
[1] The High Luminosity LHC. http://hilumilhc.web.cern.ch/.
[2] I. Perić et al. Overview of HVCMOS pixel sensors. Journal of Instrumentation,
10(05):C05021, 2015.
[3] G. Kramberger et al. Charge collection studies in irradiated HV-CMOS particle detectors.
Journal of Instrumentation, 11(04):P04007, 2016.
[4] I. Mandić. E-TCT measurements of irradiated HV-CMOS test structures. In 28th RD50
Workshop, Turin, 2016, 2016.
[5] M. Fernández García et al. Radiation hardness studies of neutron irradiated CMOS sensors
fabricated in the ams H18 high voltage process. Journal of Instrumentation, 11(02):P02016,
2016.
[6] AMS, Austria Mikro Systeme. http://ams.com.
[7] E. Vilella et al. Prototyping of an HV-CMOS demonstrator for the High Luminosity-LHC
upgrade. Journal of Instrumentation, 11(01):C01012, 2016.
[8] M. Garcia-Sciveres et al. The FE-I4 pixel readout integrated circuit. Nuclear Instruments
and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and
Associated Equipment, 636(1, Supplement):S155 – S159, 2011.
[9] Particulars, advanced measurement systems. http://particulars.si/.
[10] G. Kramberger et al. Investigation of irradiated silicon detectors by Edge-TCT. IEEE
Transactions on Nuclear Science, 57(4):2294–2302, Aug 2010.
[11] M. Ravnik and R. Jeraj. Research reactor benchmarks. Nuclear Science and Engineering,
145(1):145–152, 2003.
[12] G. Lindström et al. Radiation hardness of silicon detectors - a challenge from high-energy
physics. Nuclear Instruments and Methods in Physics Research Section A: Accelerators,
Spectrometers, Detectors and Associated Equipment, 426(1):1 – 15, 1999.
– 10 –
